

MH255 Hall-effect sensor is a temperature stable, stress-resistant, Low Tolerance of Sensitivity micro-power switch. Superior high-temperature performance is made possible through a dynamic offset cancellation that utilizes chopper-stabilization. This method reduces the offset voltage normally caused by device over molding, temperature dependencies, and thermal stress.

MH255 is special made for low operation voltage, 1.7V, to active the chip which is includes the following on a single silicon chip: voltage regulator, Hall voltage generator, small-signal amplifier, chopper stabilization, Schmitt trigger, CMOS output driver. Advanced CMOS wafer fabrication processing is used to take advantage of low-voltage requirements, component matching, very low input-offset errors, and small component geometries. This device requires the presence of omni-polar magnetic fields for operation.

The package type is in a Halogen Free version has been verified by third party Lab.

Features and Benefits


- CMOS Hall IC Technology
- Strong RF noise protection
- 1.7 to 5.5V for battery-powered applications
- Omni polar, output switches with absolute value of North or South pole from magnet
- Operation down to 1.7V, Micro power consumption
- High Sensitivity for reed switch replacement applications
- Multi Small Size option
- Low sensitivity drift in crossing of Temp. range
- Ultra Low power consumption at 5uA (Avg)
- High ESD Protection, HBM>±4KV(min)
- Totem-pole output
- RoHS compliant 2011/65/EU and Halogen Free.

Applications

- Solid state switch
- Handheld Wireless Handset Awake Switch (Flip Cell/PHS Phone/Note Book/Flip Video Set)
- Lid close sensor for battery powered devices
- Magnet proximity sensor for reed switch replacement in low duty cycle applications
- Water Meter
- Floating Meter
- PDVD
- NB




Ordering Information



Part No.	Temperature Suffix	Package Type	
MH255ESO	$E(-40^{\circ}C \text{ to } +85^{\circ}C)$	SO(SOT-23)	
MH255EST	$E(-40^{\circ}C \text{ to } +85^{\circ}C)$	ST (TSOT-23)	
MH255ESP	$E(-40^{\circ}C \text{ to } +85^{\circ}C)$	SP (PSOT-23)	
MH255EUA	$E(-40^{\circ}C \text{ to } +85^{\circ}C)$	UA (TO-92S)	
MH255ESN	$E(-40^{\circ}C \text{ to } +85^{\circ}C)$	SN (SOT-553)	
MH255ESQ	E $(-40^{\circ}\text{C to} + 85^{\circ}\text{C})$	SQ (SQ2020-3)	

Custom sensitivity selection is available by MST sorting technology

Functional Diagram



Note: Static sensitive device; please observe ESD precautions. Reverse V_{DD} protection is not included. For reverse voltage protection, a 100Ω resistor in series with V_{DD} is recommended.

MH 255, HBM>±4KV which is verified by third party lab.



Absolute Maximum Ratings At(Ta=25°C)

Characteristics		Values	Unit	
Supply voltage,(VDD)		7	V	
Output Voltage,(Vout)		7	V	
Reverse Voltage, (VDD) (VOUT)		-0.3	V	
Magnetic flux density		Unlimited	Gauss	
Output current,(Iour)		1	mA	
Operating temperature range, (<i>Ta</i>)		-40 to +85	°C	
Storage temperature range, (<i>Ts</i>)		-65 to +150	°C	
Maximum Junction Temp,(<i>Tj</i>)		150	°C	
Thermal Resistance	(θ_{JA}) ST / SN / UA / SP / SQ	310/540/206/625/540	°C/W	
	(θ_{IC}) ST / SN / UA / SP / SQ	223/390/148/116/410	°C/W	
Package Power Dissipation, (PD)ST/SN/UA/SP/SQ		400/230/606/200/230	mW	

Note: Exceeding the absolute maximum ratings may cause permanent damage. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.


Electrical Specifications

DC Operating Parameters: Ta=25°C, V_{DD}=1.8V

Paramet	ers	Test Conditions	Min	Тур	Max	Units
Supply Voltage,(VDD)		Operating	1.7		5.5	V
Supply Current,(IDD)		Awake State		1.4	3	mA
		Sleep State		3.6	7	μΑ
		Average		5		μA
Output Leakage Current,(Ioff)		Output off			1	uA
Output High Voltage,(Voh)		Iout=0.5mA(Source)	VDD-0.2			V
Output Low Voltage,(Vol)		Iout=0.5mA(Sink)			0.2	V
Awake mode time,(<i>Taw</i>)		Operating		40	80	uS
Sleep mode time,(<i>Tsl.</i>)		Operating		40	80	mS
Duty Cycle,(D,C)				0.1		%
Electro-Static Discharge		НВМ	4			KV
Operate Point	(Bops)	S pole to branded side, B > BOP, Vout On	20	30	40	Gauss
	(B _{OPN})	N pole to branded side, B > BOP, Vout On	-40	-30	-20	Gauss
Release Point	(B_{RPS})	S pole to branded side, B < BRP, Vout Off	10	20	30	Gauss
	(B _{RPN})	N pole to branded side, B < BRP, Vout Off	-30	-20	-10	Gauss
Hysteresis,(BHYS)		BOPx - BRPx		10		Gauss




Typical Application circuit




Sensor Location, package dimension and marking

UA Package (TO-92S)



Hall Chip location




NOTES:

- 1).Controlling dimension: mm
- 2).Leads must be free of flash and plating voids
- 2).Do not bend leads within 1 mm of lead to package interface.
- 3).PINOUT:

Pin 1 VDD
Pin 2 GND
Pin 3 Output


Output Pin Assignment (Top view)





SO Package (SOT-23)


(Top View)



NOTES:

- 1. PINOUT (See Top View at left:)
 - Pin 1 V_{DD}
 - Pin 2 Output
 - Pin 3 GND
- 2. Controlling dimension: mm
- 3. Lead thickness after solder plating will be 0.254mm maximum

ST Package (TSOT-23) (Top View)




NOTES:


- 1. PINOUT (See Top View at left:)
 - Pin 1 VDD
 - Pin 2 Output
 - Pin 3 GND
- 2. Controlling dimension: mm;
- 3. Lead thickness after solder plating will be 0.254mm maximum

Hall Plate Chip Location

(Bottom view)




(For reference only)Land Pattern




Hall Plate Chip Location

(Bottom view)




(For reference only)Land Pattern





SP Package (PSOT-23)


(Top View)





NOTES:

- 1. PINOUT (See Top View at left:)
 - Pin 1 VDD
 - Pin 2 Output
 - Pin 3 **GND**
- 2. Controlling dimension: mm;

SN Package (SOT-553) (Top View)








NOTES:


- PINOUT (See Top View at left:)
 - NC Pin 1
 - Pin 2 **GND**
 - NC
 - Pin 3
 - Pin 4 **VDD**
 - Pin 5 Out
- Controlling dimension: mm;

Hall Plate Chip Location

(Bottom view)




(For Reference only) Land pattern




Hall Plate Chip Location

(Bottom view)





(For reference only)Land Pattern






SQ Package (SQ2020-3)






Bottom View

Hall Plate Chip Location



(For reference only)Land Pattern



NOTES:

- 1. PINOUT (See Top View at left)
 - Pin 1 VDD
 - Pin 2 Output
 - Pin 3 GND
- 2. Controlling dimension: mm;
- 3. Chip rubbing will be 10mil maximum;
- 4. Chip must be in PKG. center.